Abstract. In order to realize BIST (Built-In Self-Test) of mixed circuits, the D-M chaos ATPG (Auto Test Pattern Generator) method is proposed in this paper. The features of time series generated by D-M chaos model are analyzed to prove that it can be used in ATPG. The ATPG is a wide spectrum of signal sequences, and its correlation is small and close to the white noise, so it can be used in digital circuits BIST. Furthermore, in order to make it can be used in the test of analog circuits, the chaotic time series is reconstructed. FPGA is used as BIST controller of digital-analog mixed circuits test system to validate this method. The experimental results show that the proposed method can effectively identify the fault in mixed-signal circuits, and it can be used in mixed circuits BIST as a general method.
Introduction
With the development of integrated circuits and manufacturing technology, on the one hand, the integration of the mixed circuit is used more and more widely, on the other hand, the test of mixed circuit becomes more difficult. BIST is widely used as a method to solve this problem. As one of the important aspect in the testability of electronic system, the ATPG technology is crucial. The ATPG circuits are usually generated by using the linear feedback shift register(LFSR), such as the using of polynomial LFSR to generate test vectors [1] , the method of combination of reseeding and LFSR [2] , the method of folding the seeds as the LFSR seed to realize the test data compression and so on. Using LFSR to generate or increase the reseeding, which makes the test sequences generated with pseudo randomness, and there is a linear correlation between different test vectors in a certain degree. There are lots of methods have been proposed for analog circuits. It was proposed to use a variety of different frequency sine wave signal as test vectors, but too many resources were taken up and it was difficult to achieve [3, 4] . The "Multi-Detector" automatic test vector generation method had been proposed [5] . Generate test signal via digital oscillator based on lossless discrete integrator had been proposed by some researchers. Other researchers built the design of test vector generation for intelligent machine diagnosis algorithm [6, 7] . There are few general approaches to the BIST of mixed-circuits. In this paper, a new universal method of generating test vectors is proposed. The test vectors generated by D-M chaos model not only have very good ergodic property, randomness, initial value sensitivity, but also have a wide spectrum and strong correlation. The test response output is obtained through the D-M chaotic ATPG. The feasibility of this method is verified by experiments.
The Construction of D-M Chaotic ATPG
Chaos is a special motion form in nonlinear dynamical systems and can describe the random behavior [8] . The time series generated by the chaotic model has the pseudo randomness, the small correlation, the ergodic property, the randomness and the initial value sensitivity [9] . The time series generated by chaotic model have good pseudorandom property, which can improve the fault detection rate and fault isolation rate in a certain extent [10] . ATPG for digital circuits should be the digital signals. Therefore, chaotic equations are discretized for integer operations.
The formula of M chaotic model is given: 
The simulation results show that the best chaotic performance can be obtained when the D-M model parameter is 3 
Analog Circuits ATPG Reconstruction
The time series generated by the D-M model are digital signal sequences. The sequence can be used as test signals of the analog circuit through a digital to analog converter (DAC). In this paper, an 8-bits DAC was used to convert digital signals to analog.
The ATPG generated by the chaotic model is used as the input signal of the analog circuit. The output sequence contains the characteristics of the circuit, which can be used to build the relationship between the input and output, and then to extract the fault features.
Test vector is a random sequence with a wide spectrum and a strong correlation, close to white noise, but the output is a discrete time sequence, not a necessarily random sequence. Taking the amplifier and filter circuit as an example, which shown in Figure 2 . Circuit parameters are as follows: 12 10k RR    , 21 0.01μF Figure 2 . Sallen-Key low pass filter.
The sampling period is 1μs . It is considered as a fault if the degree of change is more than 30% of nominal value. Change the values C 1 , C 2 , R 1 and R 2 , the simulation of cross-correlation function is shown in Figure 3 . The fault mode of amplifier and filter circuit is set, as shown in the Table 1 . 
The five features of the cross-correlation function were selected: the maximum, the minimum, the rising speed, the mean and the variance.
Combined with simulation results, when the parameter threshold is set to 30%, compared the fault eigenvalues from F1 to F8 with normal eigenvalues F0. And it's a fault when the degree of eigenvalues change is more than 10%. Then '1' represents the increase is more than 10%, '-1' represents the reduction is more than 10%, and '0' represents the normal. Fault feature matrix is obtained, as shown in the Table 2 . Table 2 . Sallen-Key filter fault feature matrix.
The results of fault diagnosis based on the chaotic excitation of Sallen-Key filter are calculated in Table 3 . The fault detection rate is 100%, and the fault isolation rate is 100%. What's more, the fault feature matrix is two-way decision, that is, the difference between the increase and the reduction of feature can be diagnosed. It is successful to isolated fault correctly, such as the fault F1 and F2, F7 and F8, at the cost of increasing the occupation of resources. The simulation results above show that this method is feasible.
Experimental Results
The circuit under verification consists of amplifier and filter circuit, A/D conversion circuit, D/A conversion circuit, PLL circuit, FPGA control logic, and analog multiplexer which can isolate the normal working condition and testing condition, and provide an independent access for ATPG. The FPGA is used as the embedded controller.
In the BIST system, the fault is set based on the rule of coverage of each fault mode in module. 200 times fault testing was carried out to diagnose the Sallen-Key filter, low pass filter (LPF) and FPGA. When the fault mode F1 and F4 is diagnosed, it's possible to appear the fault feature vectors that don't exist in the fault dictionary which called the other fault because of the calculating error in the process of phase angle, and the results is shown in the Table 3 . As can be seen, this method, proposed in this paper, has a high diagnostic ability with more than 95% fault detection rate. 
Conclusion
In view of the data generated by the chaos model have the characteristics of randomness, high ergodic property and small correlation. The D-M model, which is conducive to the digital-analog mixed BIST circuits, is proposed based on D-Tent model. By choosing appropriate model parameters, the test sequence not only inherits the good chaotic performance, but also has a wide spectrum, a small correlation and is close to white noise. The test sequence satisfies the testing requirements of digital circuit and analog circuit, which is loaded into the circuits as the input signal to obtain output response, and extract the fault features that reflecting circuit characteristics, and build the fault feature matrix to diagnose the fault effectively. The ATPG generated by this model is universal for digital-analog mixed circuits BIST, and easy to use hardware circuits to achieve. This method has a high fault diagnosis rate and fault isolation rate, combined with the digital-analog mixed circuit test method and fault diagnosis technology. The experimental results show that this method can get better result of fault detection.
